# 32K x 36 Bit Synchronous Dual I/O, Dual Address SRAM

The MCM69D536 is a 1M-bit static random access memory, organized as 32K words of 36 bits. It features common data input and data output buffers and incorporates input and output registers on-board with high speed SRAM.

The MCM69D536 allows the user to concurrently perform reads, writes, or pass–through cycles in combination on the two data ports. The two address ports (AX, AY) determine the read or write locations for their respective data ports (DQX, DQY).

The synchronous design allows for precise cycle control with the use of an external single clock (K). All signal pins except output enables  $(\overline{GX}, \overline{GY})$  are registered on the rising edge of clock (K).

The pass–through feature allows data to be passed from one port to the other, in either direction. The  $\overline{\text{PTX}}$  input must be asserted to pass data from port X to port Y. The  $\overline{\text{PTY}}$  will likewise pass data from port Y to port X. A pass–through operation takes precedence over a read operation.

For the case when AX and AY are the same, certain protocols are followed. If both ports are read, the reads occur normally. If one port is written and the other is read, the read from the array will occur before the data is written. If both ports are written, only the data on DQY will be written to the array.

- Single 3.3 V ± 5% Power Supply
- Fast Access Times: 5/6/8 ns Max
- · Throughput of 2.98 Gigabits/Second
- Single Clock Operation
- Address, Data Input, E1, E2, PTX, PTY, WX, WY, and Data Output Registers On-Chip
- 100 MHz Maximum Clock Frequency
- · Self-Timed Write
- Two Bi-Directional Data Buses
- · Can be Configured as Separate I/O
- Pass–Through Feature
- Asynchronous Output Enables (GX, GY)
- LVTTL Compatible I/O
- · Concurrent Reads and Writes
- 176-Pin TQFP Package

#### **Suggested Applications**

ATM
 Ethernet Switches
 Routers
 SNA Switches
 Shared Memory


Product Family Configurations

Part Number	Dual Address	Single Address	Dual I/O	Separate I/O	Configuration	V <sub>DD</sub>
MCM69D536	~	Note 1	~	Note 2	32K x 36	3.3 V
MCM69D618	~	Note 1	~	Note 2	64K x 18	3.3 V
MCM67Q709A		~		~	128K x 9	5.0 V
MCM67Q909		~		~	512K x 9	5.0 V

#### NOTES:

- 1. Tie AX and AY address ports together for the part to function as a single address part.
- 2. Tie  $\overline{GX}$  high for DQX to be inputs and tie  $\overline{WY}$  high and  $\overline{GY}$  low for DQY to be outputs.


### MCM69D536




REV 7 4/13/99



#### **BLOCK DIAGRAM**



#### **PIN ASSIGNMENT**



#### **PIN DESCRIPTIONS**


Pin Locations	Symbol	Type	Description
65, 63, 61, 59, 57, 55, 169, 167, 145, 143, 68, 70, 72, 74, 76	AX0 – AX14	Input	Address Port X: Never allow floating addresses for inputs AX0 – AX14. A pullup resistor is needed.
64, 62, 60, 58, 56, 54, 168, 166, 144, 142, 69, 71, 73, 75, 77	AY0 – AY14	Input	Address Port Y: Never allow floating addresses for inputs AY0 – AY14. A pullup resistor is needed.
82, 86, 90, 94, 96, 100, 102, 106, 108, 113. 115, 119, 121, 125, 127, 131, 135, 139, 170, 174, 2, 6, 8, 12, 14, 18, 20, 25, 27, 31, 33, 37, 39, 43, 47, 51	DQX0 – DQX35	I/O	Data Input/Output Port X.
83, 87, 91, 95, 97, 101, 103, 107, 109, 112, 114, 118, 120, 124, 126, 130, 134, 138, 171, 175, 3, 7, 9, 13, 15, 19, 21, 24, 26, 30, 32, 36, 38, 42, 46, 50	DQY0 – DQY35	I/O	Data Input/Output Port Y.
150	E1	Input	Synchronous Chip Enable: Active low.
151	E2	Input	Synchronous Chip Enable: Active high.
152	GΧ	Input	Asynchronous Output Enable Port X Input: Low — enables output buffers (DQXx pins). High — DQXx pins are high impedance.
153	ĞΫ	Input	Asynchronous Output Enable Port Y Input: Low — enables output buffers (DQYx pins). High — DQYx pins are high impedance.
156	К	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\mathbf{G}}.$
146	PTX	Input	Pass-Through Port X.
147	PTY	Input	Pass-Through Port Y.
148	WX	Input	Synchronous Write Enable Port X.
149	WY	Input	Synchronous Write Enable Port Y.
4, 10, 16, 22, 28, 34, 40, 49, 67, 84, 92, 98, 104, 110, 116, 122, 128, 137, 155, 172	V <sub>DD</sub>	Supply	+ 3.3 V Power Supply.
5, 11, 17, 23, 29, 35, 41, 48, 66, 85, 93, 99, 105, 111, 117, 123, 129, 136, 154, 173	V <sub>SS</sub>	Supply	Ground.
1, 44, 45, 52, 53, 88, 89, 132, 133, 165, 176	V <sub>SS</sub>	Supply	Bonded to die flag. No chip current flows through these pins.
78 – 81, 140, 141, 157 – 164	NC	_	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 5)

	Input at t <sub>n</sub> Clock								
Operation Number	E1	E2	wx	WY	PTX	PTY	Operation		
1	Н	Х	Х	Х	Х	Х	Deselected		
2	Х	L	Х	Х	Х	Х	Deselected		
3	L	Н	0	Х	Х	Х	Write X Port		
4	L	Н	Х	0	Х	Х	Write Y Port		
5	L	Н	Х	Х	0	Х	Pass–Through X to Y		
6	L	Н	Х	Х	Х	0	Pass–Through Y to X		
7	L	Н	1	Х	1	1	Read X		
8	L	Н	Х	1	1	1	Read Y		

#### NOTES:

- 1. GX/GY must be controlled to avoid bus contention issues during write and pass-through cycles.
- 2. Operation numbers 3 6 can be used in any combination.
- 3. Operation numbers 4 and 7, 3 and 8, 7 and 8 can be combined.
- 4. Operation number 5 can not be combined with operation number 7 or 8 because pass-through takes precedence over a read operation.
- 5. Operation number 6 can not be combined with operation number 7 or 8 because pass-through takes precedence over a read operation.



#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{DD}$	- 0.5 to 4.6	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>DD</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to V <sub>DD</sub> + 0.5	V
Output Current	l <sub>out</sub>	± 20	mA
Power Dissipation	PD	866	mW
Temperature Under Bias	T <sub>bias</sub>	– 10 to 85	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C
Storage Temperature — Plastic	T <sub>stg</sub>	- 55 to 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This is a synchronous device. All synchronous inputs must meet specified setup and hold times with stable logic levels for ALL rising edges of clock (K) while the device is selected.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

#### PACKAGE THERMAL CHARACTERISTICS (See Note 1)

Rating		Symbol	TQFP	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	$R_{ heta JA}$	40 35	°C/W	2
Junction to Board (Bottom)		$R_{\theta JB}$	23	°C/W	3
Junction to Case (Top)		$R_{ heta JC}$	9	°C/W	4

#### NOTES:

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
- 2. Per SEMI G38-87.
- 3. Indicates the average thermal resistance between the die and the printed circuit board.
- 4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

#### RECOMMENDED OPERATING CONDITIONS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit	
Supply Voltage (Operating Voltage Range)	V <sub>DD</sub>	3.135	3.465	V	
Input High Voltage		VIH	2.0	V <sub>DD</sub> + 0.5**	V
Input Low Voltage	V <sub>IL</sub>	- 0.5*	0.8	V	
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>DD</sub> )	I <sub>lkg(I)</sub>	_	± 1.0	μΑ	
Output Leakage Current (E = V <sub>IH</sub> , V <sub>Out</sub> = 0 to V <sub>DD</sub> )	I <sub>lkg(O)</sub>	_	± 1.0	μΑ	
AC Supply Current (Outputs Toggling at CMOS Levels) (V <sub>DD</sub> = Max, f = f <sub>max</sub> )	MCM69D536-5 ns MCM69D536-6 ns MCM69D536-8 ns	I <sub>DDA</sub>		250 250 250	mA
CMOS Standby Supply Current (Deselected, Clock (K) Cycle Time $\geq$ t <sub>KHKH</sub> , All Inputs Toggling at CMOS Levels $V_{in} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$	MCM69D536-5 ns MCM69D536-6 ns MCM69D536-8 ns	<sup>I</sup> SB1	_ _ _	100 100 100	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	_	0.4	٧	
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)		Voн	2.4	$V_{DD}$	V

#### **CAPACITANCE** (f = 1.0 MHz, dV = 3.0 V, $T_A = 0$ to $70^{\circ}$ C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Address and Data Input Capacitance	C <sub>in</sub>	6	pF
Control Pin Input Capacitance	C <sub>in</sub>	6	pF
Output Capacitance	C <sub>out</sub>	8	pF

 $<sup>\</sup>label{eq:VIL} \begin{array}{l} {}^{\star}\text{V}_{IL} \geq -\ 1.5\ \text{V} \ \text{for} \ t \leq t_{KHKH}/2. \\ {}^{\star\star}\text{V}_{IH} \leq \text{V}_{DD} + 1.0\ \text{V} \ \text{for} \ t \leq t_{KHKH}/2. \end{array}$ 

#### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{DD} = 3.3 \text{ V} \pm 5\%, T_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load Figure 1 Unless Otherwise Noted
Input Rise/Fall Time	

#### READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

			мсм69	D536-5	МСМ69	D536-6	МСМ69	D536-8		
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time		tKHKH	10	_	12	_	15	_	ns	1
Clock Access Time		<sup>t</sup> KHQV	_	5	_	6	_	8	ns	
Clock Low Pulse Width		<sup>t</sup> KLKH	4	_	4	_	6	_	ns	
Clock High Pulse Width		<sup>t</sup> KHKL	4	_	4	_	6	_	ns	
Clock High to Data Output Activ	е	<sup>t</sup> KHQX1	0	_	0	_	0	_	ns	
Clock High to Data Output Inval	id	<sup>t</sup> KHQX2	2	_	2	_	2	_	ns	
Clock High to Data Output High	–Z	<sup>t</sup> KHQZ	_	4	_	5	_	5	ns	2
Output Enable Low to Data Output Valid	put	<sup>t</sup> GLQV	_	4	_	6	_	8	ns	
Output Enable Low to Data Out Low–Z	put	<sup>t</sup> GLQX	0	_	0	_	0	_	ns	
Output Enable High to Data Out High-Z	put	<sup>t</sup> GHQZ	_	4	_	5	_	8	ns	2
		tavkh tavkh twvkh tptvkh tevkh tdvkh	2	_	2.5	_	3	_	ns	3
		tKHAX tKHAX tKHWX tKHPTX tKHEX tKHDX	0.5	_	0.5	_	1	_	ns	3 3 3 3 3 3,4

#### NOTES:

- 1. All read and write cycles are referenced from K.
- 2. This parameter is sampled and not 100% tested.
- 3. This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for *ALL* rising edges of clock (K) while the device is selected.
- 4. t<sub>KHDX</sub> minimum for Port Y only extends to 4.0 ns only for the special case when the Y– and X–address are identical on the same rising clock edge.






Figure 1. AC Test Load

#### READ CYCLE TIMING FROM BOTH PORTS (WX, WY, PTX, PTY HIGH)




NOTE:  $\overline{E}$  Low =  $\overline{E1}$  Low and E2 High.  $\overline{E}$  High =  $\overline{E1}$  High or E2 Low.

#### WRITE CYCLE TIMING TO BOTH PORTS (PTX, PTY HIGH)



NOTE:  $\overline{E}$  Low =  $\overline{E1}$  Low and E2 High.  $\overline{E}$  High =  $\overline{E1}$  High or E2 Low.


#### WRITE TO PORT X AND PASS-THROUGH TO PORT Y (SEE NOTE)



 $\overline{\mathsf{E}} \ \mathsf{Low} = \overline{\mathsf{E1}} \ \mathsf{Low} \ \mathsf{and} \ \mathsf{E2} \ \mathsf{High}. \ \overline{\mathsf{E}} \ \mathsf{High} = \overline{\mathsf{E1}} \ \mathsf{High} \ \mathsf{or} \ \mathsf{E2} \ \mathsf{Low}.$ 

NOTE: The timing diagram is valid for the opposite case as well, i.e., writing to Port Y and passing through to Port X.

#### COMBINATION READ/WRITE WITH SAME ADDRESS ON EACH PORT




 $\overline{\text{PTX}} = \overline{\text{PTY}} = \text{high}.$ 

D(Value) = Value is the input to the data port.


Q(Value) = Value is the output from the data port.


## ORDERING INFORMATION (Order by Full Part Number)





#### **PACKAGE DIMENSIONS**


#### **TQFP PACKAGE 176 LEAD** CASE 1101-01











⊕ 0.08 M T L-M S N S SECTION AB-AB ROTATED 90 ° CLOCKWISE

#### NOTES:

- IOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.

  4. DATUMS -L-, -M-, AND -N- TO BE DETERMINED AT DATUM PLANE
- -H-
- AND B DO INLCUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DATUM PLANE -H-.

  7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35 (0.014) MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD 0.07 (0.003).

	MILLIN	IETERS					
DIM	MIN	MAX					
Α	24.00	BSC					
A1	12.00	BSC					
В	24.00	BSC					
B1	12.00	BSC					
С	-	1.60					
C1	0.05						
C2	1.35	1.45					
D	0.17	0.23					
Е	0.45	0.75					
F	0.17	0.27					
G	0.50	BSC					
J	0.09	0.20					
K	0.50	REF					
Р	0.25						
R1	0.10	0.20					
S	26.00	BSC					
S1	13.00	BSC					
U	0.09	0.16					
٧	26.00	26.00 BSC					
V1	13.00 BSC						
W	0.20 REF						
Z	1,00	REF					
θ	0 °	7°					
θ1	0 °						
θ2	12 °REF						

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and was negligent regarding the design or manufacture of the part. Motorola and Parameters in the application of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848

- http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

**JAPAN**: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong.

852-26668334

**CUSTOMER FOCUS CENTER:** 1-800-521-6274



MCM69D536/D